

General Description

The MAX8709B integrated backlight controller is optimized to drive cold-cathode fluorescent lamps (CCFLs) using a resonant full-bridge inverter architecture. The resonant operation maximizes striking capability and provides near-sinusoidal waveforms over the entire input range to improve CCFL lifetime. The controller operates over a wide input voltage range of 4.6V to 28V with high power-to-light efficiency. The device also includes safety features that effectively protect against many single-point fault conditions including lamp-out and short-circuit faults.

The MAX8709B achieves 10:1 dimming range by "chopping" the lamp current on and off using a digital pulsewidth-modulation (DPWM) method. The minimum DPWM duty cycle of the MAX8709B is 12.5%. The brightness is controlled with a 2-wire SMBus[™]-compatible interface. The device directly drives the four external N-channel power MOSFETs of the full-bridge inverter. An internal 5.3V linear regulator powers the MOSFET drivers, the DPWM oscillator, and most of the internal circuitry. The MAX8709B is available in a space-saving 28-pin thin QFN package and operates over a -40°C to +85°C temperature range.

Applications

Notebook Computer Displays LCD Monitors

Automotive Displays

LCD TVs

SMBus is a trademark of Intel Corp.

Features


- **♦** Synchronized to Resonant Frequency **Longer Lamp Life Guaranteed Striking Capability High Power-to-Light Efficiency**
- ♦ Wide Input Voltage Range (4.6V to 28V)
- **♦** Feed Forward for Excellent Line Rejection
- **♦ SMBus Dimming Control Interface**
- ♦ 10:1 Dimming Range
- ♦ Guaranteed 200Hz to 220Hz DPWM Frequency
- ♦ Secondary Voltage Limit Reduces Transformer Stress
- ♦ Adjustable Lamp-Out Protection with 1s Timer
- ♦ Secondary Current Limit Protects Against High-**Voltage Short Circuits to Ground**
- ♦ Small, 5mm x 5mm, Thin QFN Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX8709BETI	-40°C to +85°C	28 Thin QFN 5mm x 5mm

Pin Configuration appears at end of data sheet.

Minimal Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

BATT to GND BST1, BST2 to GND BST1 to LX1, BST2 to LX2	0.3V to +36V	IFB, ISEC, VFB to GND6V to +6V SDA, SCL, SUS to GND0.3V to +6V PGND to GND0.3V to +0.3V
GH1 to LX1GH2 to LX2	0.3V to (V _{BST1} + 0.3V)	Continuous Power Dissipation (T _A = +70°C) 28-Pin Thin QFN (derate 20.84mW/°C above +70°C)1667mW
V _{CC} , V _{DD} to GND	0.3V to +6V	Operating Temperature Range40°C to +85°C
REF, ILIM to GND		Junction Temperature+150°C Storage Temperature Range65°C to +150°C
CCI, CCV, LOT to GND	0.3V to +6V	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{LOT} = V_{REF}$, $V_{CC} = V_{DD}$, $V_{SUS} = 5.3V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Valer Input Voltage Dange	$V_{CC} = V_{DD} = V_{BATT}$	$V_{CC} = V_{DD} = V_{BATT}$			5.5	V
V _{BATT} Input Voltage Range	$V_{CC} = V_{DD} = open$		5.5		28.0	V
Value Ouissaant Current	Vous E EV	V _{BATT} = 28V		1.5	3	m ^
VBATT Quiescent Current	$V_{SUS} = 5.5V$	V _{BATT} = V _{CC} = 5V			3	mA
VBATT Quiescent Current, Shutdown	SUS = GND			6	20	μΑ
V _{CC} Output Voltage, Normal Operation	V _{SUS} = 5.5V, 6V < V _B 0 < I _{LOAD} < 20mA	att < 28V,	5.0	5.35	5.5	V
V _{CC} Output Voltage, Shutdown	SUS = GND, no load		3.5	4.6	5.5	V
Va a Undanyaltaga Laakaut Thrashald	V _{CC} rising (leaving loa	ckout)			4.5	V
V _{CC} Undervoltage-Lockout Threshold	V _{CC} falling (entering lockout)		4.0			V
V _{CC} Undervoltage-Lockout Hysteresis				200		mV
V _{CC} Power-On Reset (POR) Threshold	Rising edge		0.90	1.75	2.70	V
V _{CC} POR Hysteresis				50		mV
REF Output Voltage, Normal Operation	4.5V < V _{CC} < 5.5V, I _{LOAD} = 40µA		1.96	2.00	2.04	V
GH1, GH2, GL1, GL2 On-Resistance	$I_{TEST} = 100$ mA, $V_{CC} =$	$= V_{DD} = 5.3V$		9	18	Ω
GH1, GH2, GL1, GL2 Output Current				0.5		А
BST1, BST2 Leakage Current	V _{BST} _ = 12V, V _L X_ =	7V			5	μΑ
Input Resonant Frequency	Guaranteed by design	١	25		300	kHz
Minimum Off-Time			180	280	380	ns
Maximum Off-Time			18	28	38	μs
Current-Limit Threshold LX1 - GND, LX2 - GND (Fixed)	ILIM = V _C C		180	200	220	mV
Current-Limit Threshold	V _{ILIM} = 0.5V		80	100	120	\/
LX1 - GND, LX2 - GND (Adjustable)	V _{ILIM} = 2.0V	$V_{ILIM} = 2.0V$		400	430	mV
Minimum Current Threshold LX1 - GND, LX2 - GND				6		mV

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{LOT} = V_{REF}$, $V_{CC} = V_{DD}$, $V_{SUS} = 5.3V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
LOT Input Voltage Range		0.5		V _{REF}	V
LOT Input Bias Current		-2		+2	μΑ
IFB Input Voltage Range		-1.7		+1.7	V
IFB Regulation Point		380	400	420	mV
IFB Input Bias Current	$V_{IFB} = 0.4V$	-2		+2	μΑ
IFB Lamp-Out Threshold	LOT = REF	500	600	700	mV
IFB to CCI Transconductance	1V < V _{CCI} < 2.5V		100		μS
CCI Output Impedance			20		МΩ
ISEC Input Voltage Range		-2		+2	V
ISEC Regulation Threshold		1.20	1.25	1.30	V
ISEC Input Bias Current	VISEC = 1.25V	-2		+2	μΑ
VFB Input Voltage Range		-2		+2	V
VFB Input Bias Current	V _{VFB} = 0.5V	-0.5		+0.5	μΑ
VFB Regulation Point		490	510	530	mV
VFB to CCV Transconductance	1V < V _{CCV} < 2.7V		40		μS
VFB Zero-Voltage Crossing Threshold		-10		+10	mV
CCV Output Impedance			20		МΩ
DPWM Chopping Frequency		204	210	216	Hz
Lamp-Out Detection Timeout Timer	V _{IFB} < 0.1V (Note 1)	1.14	1.22	1.30	S
SDA, SCL, SUS Input Low Voltage				0.8	V
SDA, SCL, SUS Input High Voltage		2.1			V
SDA, SCL, SUS Input Hysteresis			300		mV
SDA, SCL, SUS Input Bias Current		-1		+1	μΑ
SDA Output Low Sink Current	$V_{SDA} = 0.4V$	4			mA
SCL Serial Clock High Period	THIGH	4			μs
SCL Serial Clock Low Period	T _{LOW}	4.7			μs
START Condition Setup Time	tsu:sta	4.7			μs
START Condition Hold Time	thd:STA	4			μs
SDA Valid to SCL Rising-Edge Setup Time, Slave Clocking-In Data	tsu:dat	250			ns
SCL Falling Edge to SDA Transition	thd:dat	0			ns
SCL Falling Edge to SDA Valid, Reading Out Data	T _{DV}		700		ns

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. V_{BATT} = 12V, V_{LOT} = V_{REF} , V_{CC} = V_{DD} , V_{SUS} = 5.3V, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V January Voltage Dange	VCC = VDD = VBATT		4.6		5.5	V
V _{BATT} Input Voltage Range	V _{CC} = V _{DD} = open		5.5		28.0	V
V Ouise sent Current	V _{BATT} = 28V	V _{BATT} = 28V			3	т Л
VBATT Quiescent Current	$V_{SUS} = 5.5V$	V _{BATT} = V _{CC} = 5V			3	mA
VBATT Quiescent Current, Shutdown	SUS = GND				20	μΑ
V _{CC} Output Voltage, Normal Operation	V _{SUS} = 5.5V, 6V < V _{BA} 0 < I _{LOAD} < 20mA	_{TT} < 28V,	5.0		5.5	V
V _{CC} Output Voltage, Shutdown	SUS = GND, no load		3.5		5.5	V
V Undervoltege Leekeut Threshold	V _{CC} rising (leaving loc	kout)			4.5	V
V _{CC} Undervoltage-Lockout Threshold	V _{CC} falling (entering lo	ckout)	4.0			V
V _{CC} Power-On Reset (POR) Threshold	Rising edge		0.90		2.70	V
REF Output Voltage, Normal Operation	4.5V < V _{CC} < 5.5V, I _{LO}	$AD = 40\mu A$	1.95		2.05	V
GH1, GH2, GL1, GL2 On-Resistance	I _{TEST} = 100mA, V _{CC} =	$V_{DD} = 5.3V$			18	Ω
BST1, BST2 Leakage Current	V _{BST} _ = 12V, V _{LX} _ = 7	V			5	μΑ
Input Resonant Frequency	Guaranteed by design		25		300	kHz
Minimum Off-Time			180		380	ns
Maximum Off-Time			18		38	μs
Current-Limit Threshold LX1 - GND, LX2 - GND (Fixed)	ILIM = V _{CC}		180		220	mV
Current-Limit Threshold	VILIM = 0.5V		80		120	ma\/
LX1 - GND, LX2 - GND (Adjustable)	V _{ILIM} = 2.0V		370		430	mV
Current-Limit Leading-Edge Blanking			250		450	ns
LOT Input Voltage Range			0.5		V_{REF}	V
LOT Input Bias Current			-2		+2	μΑ
IFB Input Voltage Range			-1.7		+1.7	V
IFB Regulation Point			380		420	mV
IFB Input Bias Current	V _{IFB} = 0.4V		-2		+2	μΑ
IFB Lamp-Out Threshold	LOT = REF		500		700	mV
ISEC Input Voltage Range			-2		+2	V
ISEC Regulation Point			1.20		1.30	V
ISEC Input Bias Current	V _{ISEC} = 1.25V		-2		+2	μΑ
VFB Input Voltage Range			-2		+2	V
VFB Input Bias Current	V _{VFB} = 0.5V		-0.5		+0.5	μΑ
VFB Regulation Point			490		530	mV
VFB Zero-Voltage Crossing Threshold			-10		+10	mV
DPWM Chopping Frequency			204		216	Hz

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{LOT} = V_{REF}$, $V_{CC} = V_{DD}$, $V_{SUS} = 5.3V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Lamp-Out Detection Timeout Timer	V _{IFB} < 0.1V (Note 1)	1.14		1.30	S
SDA, SCL, SUS Input Low Voltage				0.8	V
SDA, SCL, SUS Input High Voltage		2.1			V
SDA, SCL, SUS Input Bias Current		-1		+1	μΑ
SDA Output Low Sink Current	V _{SDA} = 0.4V	4			mA
SCL Serial Clock High Period	Thigh	4			μs
SCL Serial Clock Low Period	T _{LOW}	4.7			μs
START Condition Setup Time	tsu:sta	4.7			μs
START Condition Hold Time	thd:sta	4			μs
SDA Valid to SCL Rising-Edge Setup Time, Slave Clocking-In Data	tsu:DAT	250			ns
SCL Falling Edge to SDA Transition	thd:dat	0			ns


Note 1: Corresponds to 256 DPWM cycles.


Note 2: Specifications to -40°C are guaranteed by design based on final characterization results.

Typical Operating Characteristics

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{LOT} = V_{REF}$, $V_{CC} = V_{DD}$, $V_{SUS} = 5.3V$, $T_{A} = +25$ °C, unless otherwise noted.)










D: V_{LX2}, 10V/div

Typical Operating Characteristics (continued)

(Circuit of Figure 1. V_{BATT} = 12V, V_{LOT} = V_{REF} , V_{CC} = V_{DD} , V_{SUS} = 5.3V, T_{A} = +25°C, unless otherwise noted.)








A: V_{CCV}, 200mV/div B: V_{IFB}, 1V/div C: V_{VFB}, 1V/div


A: V_{CCV}, 200mV/div B: V_{IFB}, 1V/div C: V_{VFB}, 1V/div






C: V_{VFB}, 2V/div

D: V_{LX1}, 10V/div




A: V_{IFB}, 1V/div B: V_{VFB}, 1V/div





A: V_{VFB}, 1V/div B: V_{IFB}, 1V/div


Typical Operating Characteristics (continued)


(Circuit of Figure 1. V_{BATT} = 12V, V_{LOT} = V_{REF}, V_{CC} = V_{DD}, V_{SUS} = 5.3V, T_A = +25°C, unless otherwise noted.)























Pin Description

PIN	NAME	FUNCTION
1	ILIM	Current-Limit Threshold Adjustment. Connect a resistive voltage-divider between REF or V _{CC} and GND. The current-limit threshold measured between LX_ and GND is 1/5 the voltage forced at ILIM. The ILIM adjustment range is 0 to 3V. Connect ILIM to V _{CC} to select the default current-limit threshold of 0.2V.
2	REF	2V Reference Output. Bypass REF to GND with a 0.1μF ceramic capacitor. REF is discharged to GND during shutdown.
3	LOT	Lamp-Out Threshold Adjustment. The lamp-out threshold is 30% of the voltage at LOT. The LOT adjustment range is from 0.5V to V _{REF} .
4	GND	Analog Ground. The ground return for V _{CC} , REF, and other analog circuitry. Connect GND to PGND under the IC at the IC's backside exposed metal pad.
5	ISEC	Secondary Current-Limit Sense Input. The secondary current limit controls the transformer secondary current even if the IFB sense resistor is shorted. See the Secondary Current Limit (ISEC) section.
6	SDA	SMBus Serial Data Input
7	SCL	SMBus Serial Clock Input
8	SUS	SMBus Suspend Input
9, 10, 11, 23	N.C.	No Connection. Not internally connected.
12	V _{DD}	Gate-Driver Supply Input. Connect V _{DD} to V _{CC} , the output of the linear regulator. Bypass V _{DD} with a 0.1µF capacitor to PGND.
13	PGND	Power Ground. Gate-driver current flows through this pin.
14	GL2	Low-Side MOSFET NL2 Gate-Driver Output
15	GL1	Low-Side MOSFET NL1 Gate-Driver Output
16	GH1	High-Side MOSFET NH1 Gate-Driver Output
17	LX1	Switching Node Connection. LX1 is the internal gate driver's (GH1's) source connection for the high-side MOSFET NH1. LX1 is also the sense input to the current comparators.
18	BST1	Driver Bootstrap Input for High-Side MOSFET NH1. Connect BST1 through a diode to V _{DD} and through a 0.1µF capacitor to LX1 (Figure 1).
19	BST2	Driver Bootstrap Input for High-Side MOSFET NH2. Connect BST2 through a diode to V _{DD} and through a 0.1µF capacitor to LX2 (Figure 1).
20	LX2	Switching Node Connection. LX2 is the internal gate driver's (GH2's) source connection for the high-side MOSFET NH2. LX2 is also the sense input to the current comparators.
21	GH2	High-Side MOSFET NH2 Gate-Driver Output
22	VFB	Lamp Output Feedback Sense Input. The average value on VFB is regulated during startup and open- lamp conditions to 0.5V by controlling the on-time of high-side switches. A capacitive voltage-divider between the CCFL lamp output and GND is sensed to set the maximum average lamp output voltage.
24	IFB	Lamp Current-Sense Input. The voltage on IFB is used to regulate the lamp current. If the IFB input falls below 30% of the LOT voltage for 1.22s, then the MAX8709B activates the lamp-out fault latch.
25	CCI	Current-Loop Compensation Pin. CCI is the output of the current-loop transconductance amplifier (GMI) that regulates the CCFL current. The CCI voltage controls the time interval during which the full bridge applies the input voltage (BATT) to the transformer primary. Connect CCI to GND through a 0.1µF capacitor. CCI is internally discharged to GND in shutdown.

Pin Description (continued)

PIN	NAME	FUNCTION
26	CCV	Voltage-Loop Compensation Pin. CCV is the output of the voltage-loop transconductance amplifier (GMV) that regulates the maximum average secondary transformer voltage. The CCV voltage controls the time interval during which the full bridge applies the input voltage (BATT) to the transformer primary. The CCV capacitor also sets the rise time and fall time of the lamp current in DPWM. Connect CCV to GND with a 6.8nF capacitor. CCV is internally discharged to GND in shutdown.
27	BATT	MAX8709B Supply Input. Input to the internal 5.3V linear regulator (V_{CC}) that provides power to the device. Bypass BATT to GND with a 0.1 μ F capacitor.
28	Vcc	5.3V Linear-Regulator Output. V_{CC} is the supply voltage for the MAX8709B. Bypass V_{CC} to GND with a 0.47 μ F ceramic capacitor. V_{CC} can also be connected to BATT if $V_{BATT} < 5.5V$.




Figure 1. Typical Operating Circuit of the MAX8709B




Figure 2. MAX8709B Functional Diagram

Table 1. Component List

DESIGNATION	DESCRIPTION
C1	4.7µF ±20%, 25V X5R ceramic capacitor (1210) Murata GRM32RR61E475K Taiyo Yuden TMK325BJ475MN TDK C3225X7R1E475M
C2	1μF ±10%, 25V X7R ceramic capacitor (1206) Murata GRM31MR71E105K Taiyo Yuden TMK316BJ105KL TDK C3216X7R1E105K
C3	15pF ±1pF, 3kV high-voltage ceramic capacitor (1808) Murata GRM42D1X3F150J TDK C4520C0G3F150F
C4	0.022µF ±10%, 16V X7R ceramic capacitor (0402) Murata GRP155R71C223K Taiyo Yuden EMK105BJ223KV TDK C1005X7R1C223K
C5, C6, C8, C9	0.1µF ±10%, 25V X7R ceramic capacitors (0603) Murata GRM188R71E104K Taiyo Yuden TMK107BJ104KA TDK C1608X7R1E104K

Table 2. Component Suppliers

SUPPLIER	WEBSITE
Central Semiconductor	www.centralsemi.com
Fairchild Semiconductor	www.fairchildsemi.com
Murata	www.murata.com
Sumida	www.sumida.com
Taiyo Yuden	www.t-yuden.com
TDK	www.components.tdk.com

Typical Operating Circuit

The *Typical Operating Circuit* of the MAX8709B (Figure 1) is a complete CCFL backlight inverter for notebook TFT LCD panels. The circuit works over an input voltage range of 7V to 24V with an RMS lamp current of 6mA. The circuit's maximum RMS open-lamp voltage is limited to 1600V. Table 1 lists recommended component options, and Table 2 lists the component suppliers' contact information.

DESIGNATION	DESCRIPTION
C7	0.47µF ±10%, 10V X5R ceramic capacitor (0603) Taiyo Yuden LMK107BJ474KA TDK C1608X5R1A474K
D1	Dual silicon switching diode, common anode (SOT-323) Central Semiconductor CMSD2836 Diodes Incorporated BAW56W
NH1/2, NL1/2	30V, 0.095 dual n-channel MOSFETs (6-pin SOT23) Fairchild FDC6561AN
R1	150Ω ±1% resistor (0603)
R2	2kΩ ±5% resistor (0603)
R3	39Ω ±1% resistor (0603)
R4, R5	100kΩ ±5% resistors (0603)
T1	CCFL transformer, 1:93 turns ratio Sumida 5371-400-W1423 TOKO T912MG-1018

Detailed Description

The MAX8709B controls a full-bridge resonant inverter to convert an unregulated DC input into a near-sinusoidal AC output for powering CCFLs. The lamp brightness is adjusted by turning the lamp on and off with an internal DPWM signal. The duty cycle of the DPWM signal is set through an SMBus-compatible 2-wire serial interface. Figure 2 shows the functional diagram of the MAX8709B.

Resonant Operation

The MAX8709B drives the four n-channel power MOSFETs that make up the zero-voltage-switching (ZVS) full-bridge inverter as shown in Figure 3. Assume that NH1 and NL2 are turned on at the beginning of a switching cycle as shown in Figure 3(a). The primary current flows through MOSFET NH1, DC blocking cap C2, the primary side of transformer T1, and MOSFET NL2. During this interval, the primary current ramps up until the controller turns off NH1. When NH1 turns off, the primary current forward biases the body diode of NL1, which clamps the LX1 voltage just below ground as shown in Figure 3(b). When the controller turns on NL1, its drain-tosource voltage is near zero because its forward-biased body diode clamps the drain. Since NL2 is still on, the primary current flows through NL1, C2, the primary side of T1, and NL2. Once the primary current drops to the minimum current threshold (6mV / RDS(ON)), the controller turns off NL2. The remaining energy in T1 charges up the LX2 node until the body diode of NH2 is forward biased.




Figure 3. Resonant Operation

When NH2 turns on, it does so with near-zero drain-to-source voltage. The primary current reverses polarity as shown in Figure 3(c), beginning a new cycle with the current flowing in the opposite direction, with NH2 and NL1 on. The primary current ramps up until the controller turns off NH2. When NH2 turns off, the primary current forward biases the body diode of NL2, which clamps the LX2 voltage just below ground as shown in Figure 3(d). After the LX2 node goes low, the controller losslessly turns on NL2. Once the primary current drops to the minimum current threshold, the controller turns off NL1. The remaining energy charges up the LX1 node until the body diode of NH1 is forward biased. Finally, NH1 losslessly turns on, beginning a new cycle as shown in Figure 3(a). Note that

switching transitions on all four power MOSFETs occur under ZVS conditions, which reduce transient power losses and EMI.

The simplified CCFL inverter circuit is shown in Figure 4(a). The full-bridge power stage is simplified and represented as a square-wave AC source. The resonant tank circuit can be further simplified to Figure 4(b) by removing the transformer. Cs is the primary series capacitor, C's is the series capacitance reflected to the secondary, Cp is the secondary parallel capacitor, N is the transformer turns ratio, L is the transformer secondary leakage inductance, and R_L is an idealized resistance that models the CCFL in normal operation.




Figure 4. Equivalent Resonant Tank Circuit

Figure 5 shows the frequency response of the resonant tank's voltage gain under different load conditions. The primary series capacitor is $1\mu F$, the secondary parallel capacitor is 15pF, the transformer turns ratio is 1:93, and the secondary leakage inductance is 260mH. Notice there are two peaks, fs and fp, in the frequency response. The first peak, fs, is the series resonant peak determined by the reflected series capacitor and the secondary leakage inductance:

$$f_{S} = \frac{1}{2\pi\sqrt{LC'_{S}}}$$

The second peak, fp, is the parallel resonant peak determined by the reflected series capacitor, the parallel capacitor, and the secondary leakage inductance:

$$f_{P} = \frac{1}{2\pi \sqrt{L \frac{C'_{S} C_{P}}{C'_{S} + C_{P}}}}$$

These two frequencies set the lower and upper boundaries of resonant operation. When the lamp is off, the operating point of the resonant tank is close to the parallel resonant peak due to the infinite lamp impedance. The circuit displays the characteristics of a parallel-loaded resonant converter, acting like a voltage source to generate the necessary striking voltage. Theoretically, the output voltage of the resonant converter keeps going until the lamp is ionized.




Figure 5. Frequency Response of the Resonant Tank

Once the lamp is ionized, the equivalent load resistance decreases rapidly and the operating point moves toward the series resonant peak. The series resonant operation causes the circuit to behave like a current source.

Current and Voltage Control Loops (CCI, CCV)

The MAX8709B uses a current loop and a voltage loop to control the power delivered to the CCFL. The current loop is the dominant loop in regulating the lamp current. The voltage loop limits the transformer secondary voltage and is active during startup, the DPWM off-time, and open-lamp fault.

Both the current and the voltage loops use transconductance error amplifiers for regulation. The AC lamp current is measured with a sense resistor in series with the CCFL. The voltage across this resistor is applied to the IFB input and is internally half-wave rectified. The current-loop transconductance error amplifier compares the rectified IFB voltage with a 400mV internal threshold to create an error current. The error current charges and discharges a capacitor connected between CCI and ground to generate an error voltage VCCI. Similarly, the AC voltage across the transformer secondary winding is measured through a capacitive voltage-divider. The sense voltage is applied to the VFB input and is internally half-wave rectified. The voltage-loop transconductance error amplifier compares the rectified VFB voltage with a 500mV internal threshold to create an error current. The error current charges

and discharges a capacitor connected between CCV and ground to generate an error voltage V_{CCV} . The lower of V_{CCI} and V_{CCV} takes control and is compared with an internal ramp signal to set the high-side MOSFET switch on-time (t_{ON}).

Lamp Startup

A CCFL is a gas discharge lamp that is normally driven in the avalanche mode. To start ionization in a nonionized lamp, the applied voltage (striking voltage) must be increased to the level required for the start of avalanche. The striking voltage can be several times the typical operating voltage.

Because of the resonant topology, the striking voltage is guaranteed regardless of the temperature. Before the lamp is ionized, the lamp impedance is infinite. The transformer secondary leakage inductance and the high-voltage parallel capacitor determine the unloaded resonant frequency. Since the unloaded resonant circuit has a high Q, it is easy to generate high voltages across the lamp.

Operation during startup differs from the steady-state condition described in the *Current and Voltage Control Loops* section. Upon power-up, VCCI slowly rises, increasing the duty cycle, which provides soft-start. During this time, VCCV is limited to 150mV above VCCI. Once the secondary voltage reaches the strike voltage, the lamp current begins to increase. When the lamp current reaches the regulation point, VCCI exceeds VCCV and it reaches steady state.

Feed-Forward Control and Dropout Operation

The MAX8709B is designed to maintain tight control of the transformer secondary under all transient conditions including dropout. The feed-forward control instantaneously adjusts the ton time for changes in input voltage (VBATT). This feature provides immunity to input voltage variations and simplifies loop compensation over wide input voltage ranges. The feed-forward control also improves the line regulation for short DPWM on-times and makes startup transients less dependent on the input voltage.

Feed-forward control is implemented by increasing the PWM's internal voltage ramp rate for higher VBATT. This has the effect of varying ton as a function of the input voltage while maintaining about the same signal levels at VCCI and VCCV. Since the required voltage change across the compensation capacitors is minimal, the controller's response to input voltage changes is essentially instantaneous.

To maximize run time, it may be desirable to allow the

circuit to operate in dropout if the backlight's performance is not critical. When VBATT is very low, the controller loses current regulation and runs at maximum duty cycle. Under these circumstances, a transient overvoltage condition could occur when the AC adapter is suddenly applied to power the circuit. The feed-forward circuitry minimizes variations in lamp voltage due to such input voltage steps. The regulator also clamps the voltage on VCCI. These two features together ensure that overvoltage transients do not appear on the transformer when leaving dropout.

The V_{CCI} clamp is unique in that it limits V_{CCI} to the peak voltage of the PWM ramp. As the circuit reaches dropout, V_{CCI} approaches the PWM ramp's peak in order to reach maximum t_{ON}. If V_{BATT} decreases further, the control loop loses regulation and V_{CCI} tries to reach its positive supply rail. The clamp on V_{CCI} prevents this from happening and V_{CCI} rides just above the PWM ramp's peak. If V_{BATT} continues to decrease, the feed-forward control reduces the amplitude of the PWM ramp and the clamp pulls V_{CCI} down. When V_{BATT} suddenly steps out of dropout, V_{CCI} is still low and maintains the drive on the transformer at the old dropout level. The control loop then slowly corrects and increases V_{CCI} to bring the circuit back into regulation.

DPWM Dimming Control

The MAX8709B controls the brightness of the CCFL by "chopping" the lamp current on and off using an internal DPWM signal. The frequency of the DPWM signal is 210Hz. The brightness code set through the SMBus interface determines the duty cycle of the DPWM signal. A brightness code of 0b00000 corresponds to a 12.5% duty cycle for the MAX8709B. A brightness code of 0b11111 corresponds to a 100% DPWM duty cycle. The duty cycle changes by 3.125% per step. Codes 0b00000 to 0b00011 all produce 12.5% for the MAX8709B.

In DPWM operation, the CCI and CCV control loops work together to regulate the lamp current, limit the secondary voltage, and control the rising and falling of the lamp current. During the DPWM off-cycle, the output of the voltage-loop error amplifier (CCV) is set to 1.15V and the current-loop error-amplifier output (CCI) is high impedance. The high-impedance output acts like a sampleand-hold circuit to keep VCCI from changing during the off-cycles. At the beginning of the DPWM on-cycle, VCCV linearly rises, gradually increasing ton, which provides soft-start. Once V_{CCV} exceeds V_{CCI}, the current-loop error amplifier takes control and starts to regulate the lamp current. In the meantime, VCCV continues to rise and is limited to 150mV above VCCI. At the end of the DPWM on-cycle, the CCV capacitor discharges linearly, gradually decreasing ton and providing soft-stop.

NIXIN

POR and UVLO

The MAX8709B includes power-on-reset (POR) and undervoltage-lockout (UVLO) circuits. The POR resets all internal registers such as DAC outputs, fault latches, and all SMBus registers. POR occurs when VCC is below 1.5V. The SMBus input logic thresholds are only guaranteed to meet electrical characteristic limits for VCC as low as 3.5V, but the interface continues to function down to the POR threshold.

The UVLO is activated and disables both high-side and low-side switch drivers when VCC is below 4.2V (typ).

Low-Power Shutdown (SUS)

When the MAX8709B is placed in shutdown, all functions of the IC are turned off except for the 5.3V linear regulator that powers all internal registers and the SMBus interface. The SMBus interface is accessible in shutdown. In shutdown, the linear-regulator output voltage drops to about 4.5V and the supply current is 6µA (typ), which is the required power to maintain all internal register states. While in shutdown, lamp-out detection and short-circuit detection latches are reset. The device can be placed into shutdown either by writing to the shutdown-mode register or pulling SUS low.

Lamp-Out Protection

For safety, the MAX8709B monitors the lamp-current feedback (IFB) to detect faulty or open CCFL tubes and secondary short circuits in the lamp and IFB sense resistor. If the voltage on IFB is continuously below 30% of the LOT voltage for greater than 1.22s (typ), the MAX8709B latches off the full bridge. Unlike the normal shutdown mode, the linear-regulator output (VCC) remains at 5.3V. Toggling SUS or cycling the input power reactivates the device.

During the 1.22s delay, $V_{\rm CCI}$ slowly rises, increasing $t_{\rm ON}$ in an attempt to maintain lamp current regulation. As $V_{\rm CCI}$ rises, $V_{\rm CCV}$ rises with it until the secondary voltage reaches its preset limit. At this point, $V_{\rm CCV}$ stops and limits the secondary voltage by limiting $t_{\rm ON}$. Because $V_{\rm CCV}$ is limited to 150mV above $V_{\rm CCI}$, the voltage control loop is able to quickly limit the secondary voltage. Without this clamping feature, the transformer voltage overshoots to dangerous levels because $V_{\rm CCV}$ takes time to slew down from its supply rail.

Primary Overcurrent Protection (ILIM)

The MAX8709B senses primary current in each switching cycle. When the regulator turns on the low-side MOSFET, a comparator monitors the voltage drop from LX_ to GND. If the voltage exceeds the current-limit threshold, the regulator turns off the high-side switch at the opposite side of the primary to prevent the transformer primary current from increasing further.

The current-limit threshold can be adjusted using the ILIM input. Connect a resistive voltage-divider between REF or VCC and GND with the midpoint connected to ILIM. The current-limit threshold measured between LX_ and GND is 1/5 the voltage at ILIM. The ILIM adjustment range is 0 to 3V. Connect ILIM to VCC to select the default current-limit threshold of 0.2V.

Secondary Current Limit (ISEC)

The secondary current limit provides fail-safe current limiting in case a failure, such as a short circuit or leakage from the lamp high-voltage terminal to ground, prevents the CCI current control loop from functioning properly. ISEC monitors the voltage across a sense resistor placed between the transformer's low-voltage secondary terminal and ground. The ISEC voltage is internally half-wave rectified and continuously compared to the ISEC regulation threshold (1.25V typ). Any time the ISEC voltage exceeds the threshold, a controlled current is drawn from CCI to reduce the on-time of the bridge's high-side switches.

Reference Output (REF)

The reference output is nominally 2V, and can source at least 40µA (see the *Typical Operating Characteristics*). Bypass REF with a 0.22µF ceramic capacitor connected between REF and GND.

Linear-Regulator Output (V_{CC})

The internal linear regulator steps down the DC input voltage to 5.3V (typ). The linear regulator supplies power to the internal control circuitry of the MAX8709B and can also be used to power the MOSFET drivers by connecting V_{CC} directly to V_{DD} . The V_{CC} voltage drops to 4.5V in shutdown.

Write-Byte	Format
------------	--------

S	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
	7 BITS	1B	1B	8 BITS	1B	8 BITS	1B	

SLAVE ADDRESS

COMMAND BYTE: SELECTS WHICH REGISTER YOU ARE WRITING TO

DATA BYTE: DATA GOES INTO THE REGISTER SET BY THE COMMAND BYTE

Read-Byte Format

S	ADDRESS	WR	ACK	COMMAND	ACK	s	ADDRESS	RD	ACK	DATA	///	Р
	7 BITS	1B	1B	8 BITS	1B		7 BITS	1B	1B	8 BITS	1B	

SLAVE ADDRESS

COMMAND BYTE: SELECTS WHICH REGISTER YOU ARE READING FROM

SLAVE ADDRESS: REPEATED DUE TO CHANGE IN DATA-FLOW DIRECTION

DATA BYTE: READS FROM THE REGISTER SET BY THE COMMAND BYTE

Send-Byte Format

Receive-Byte Format

S	ADDRESS	WR	ACK	COMMAND	ACK	Р	S	ADDRESS	RD	ACK	DATA	///	Р
	7 BITS	1B	1B	8 BITS	1B			7 BITS	1B	1B	8 BITS	1B	

COMMAND BYTE: SENDS COMMAND WITH NO DATA: USUALLY USED FOR ONE-SHOT COMMAND

SLAVE ADDRESS

DATA BYTE: READS DATA FROM THE REGISTER COMMANDED BY THE LAST READ-BYTE OR WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBUS ALERT RESPONSE

P = STOP CONDITION

S = START CONDITION SHADED = SLAVE TRANSMISSION ACK= ACKNOWLEDGED = 0 /// = NOT ACKNOWLEDGED = 1

WR = WRITE = 0RD = READ = 1

RETURN ADDRESS

Figure 6. SMBus Protocols

SMBus Interface (SDA, SCL)

The MAX8709B supports an Intel SMBus-compatible 2wire digital interface. SDA is the bidirectional data line and SCL is the clock line of the 2-wire interface corresponding respectively to SMBDATA and SMBCLK lines of the SMBus. SDA and SCL are Schmidt-triggered inputs that can accommodate slow edges; however, the rising and falling edges should still be faster than 1µs and 300ns, respectively. The MAX8709B use the write-byte, read-byte, and receive-byte protocols (Figure 6). The SMBus protocols are documented in System Management Bus Specification V1.1 and are available at http://www.SMBus.org/.

The MAX8709B is a slave-only device and responds to the 7-bit address 0b01011000 (i.e., with the R/W bit clear indicating a write, this corresponds to 0x58). The MAX8709B has three functional registers: a 5-bit brightness register (BRIGHT4-BRIGHT0), a 3-bit shutdownmode register (SHMD2-SHMDE0), and a 2-bit status register (STATUS1-STATUS0). In addition, the device has three identification (ID) registers: an 8-bit chip ID register. an 8-bit chip revision register, and an 8-bit manufacturer ID register.




Figure 7. SMBus Write Timing




Figure 8. SMBus Read Timing

Communication starts with the master signaling the beginning of a transmission with a START condition, which is a high-to-low transition on SDA while SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition, which is a low-to-high transition on SDA while SCL is high. The bus is then free for another transmission. Figures 7 and 8 show the timing diagrams for signals on the 2-wire interface. The address byte, command byte, and data byte are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit words and is sampled on the rising edge of SCL. Nine clock cycles are required to

transfer each byte in or out of the MAX8709B since either the master or the slave acknowledges the receipt of the correct byte during the ninth clock. If the MAX8709B receives the correct slave address followed by $R/\overline{W}=0$, it expects to receive 1 or 2 bytes of information (depending on the protocol). If the device detects a START or STOP condition prior to clocking in the bytes of data, it considers this an error condition and disregards all the data.

If the transmission is completed correctly, the registers are updated immediately after a STOP (or RESTART) condition. If the MAX8709B receives its correct slave address followed by $R/\overline{W}=1$, it expects to clock out the register data selected by the previous command byte.

Table 3. Commands Description

					DATA	REGISTER	BIT ASSIGI	NMENT		
SMBus PROTOCOL	COMMAND BYTE*	POR STATE	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
Read and Write	0x01 0b0XXX XX01	0x17	0	0	0	BRIGHT4 (MSB)	BRIGHT3	BRIGHT2	BRIGHT1	BRIGHT0 (LSB)
Read and Write	0x02 0b0XXX XX10	0xF9	STATUS1	STATUS0	1	1	1	SHMD2	SHMD1	SHMD0
Read Only	0x03 0b0XXX XX11	0x0C	ChipID7 0	ChipID6 0	ChipID5 0	ChipID4 0	ChipID3 1	ChipID2 1	ChipID1 0	ChipID0 1
Read Only	0x04 0b0XXX XX00	0x00	ChipRev7 0	ChipRev6 0	ChipRev5 0	ChipRev4 0	ChipRev3 0	ChipRev2 0	ChipRev1 0	ChipRev0 0
Read and Write	0xAA 0b10XX XXX0	0x40	BRIGHT4 (MSB)	BRIGHT3	BRIGHT2	BRIGHT1	BRIGHTO (LSB)	0	STATUS1	STATUS0
Read and Write	0XA9 0b10XX XXX1	0x40	BRIGHT4 (MSB)	BRIGHT3	BRIGHT2	BRIGHT1	BRIGHTO (LSB)	0	STATUS1	STATUS0
Read Only	0xFE 0b11XX XXX0	0x4D	MfgID7 0	MfgID6 1	MfgID5 0	MfgID4 0	MfgID3 1	MfgID2 1	MfgID1 0	MfgID0 1
Read Only	0xFF 0b11XX XXX1	0x0C	ChipID7 0	ChipID6 0	ChipID5 0	ChipID4 0	ChipID3 1	ChipID2 1	ChipID1 0	ChipID0 1

^{*}The hexadecimal command byte shown is recommended for maximum forward compatibility with future products. X = Don't care.

SMBus Commands

The MAX8709B registers are accessible through several different redundant commands (i.e., the command byte in the read-byte and write-byte protocols), which can be used to read or write the brightness, SHMD, status, or ID registers.

Table 3 summarizes the command byte's register assignments, as well as each register's power-on state.

The MAX8709B also supports the receive-byte protocol for quicker data transfers. This protocol accesses the register configuration pointed to by the last command

byte. Immediately after power-up, the data byte returned by the receive-byte protocol is the inverted contents of the brightness register, left justified (i.e., BRIGHT4 is in the most-significant-bit position of the data byte) with the 3 remaining bits containing a one, STATUS1, and STATUS0. This gives the same result as using the read-word protocol with 0b10XXXXXX (0xAA and 0xA9) command. Use caution with the shorter protocols in multimaster systems, since a second master could overwrite the command byte without informing the first master. During shutdown, the serial interface remains fully functional.

Table 4. SHMD Register Bit Descriptions

ВІТ	NAME	POR STATE	DESCRIPTION
2	SHMD2	0	SHMD2 = 1 forces the lamp off and sets STATUS1. SHMD2 = 0 allows the lamp to operate, although it may still be shut down by SUS (depending on the state of SHMD1 and SHMD0).
1	SHMD1	0	When SUS = 0, this bit has no effect. SUS = 1 and SHMD1 = 1 forces the lamp off and sets STATUS1. SUS = 1 and SHMD1 = 0 allows the lamp to operate, although it may still be shut down by the SHMD2 bit.
0	SHMD0	1	When SUS = 1, this bit has no effect. SUS = 0 and SHMD0 = 1 forces the lamp off and sets STATUS1. SUS = 0 and SHMD0 = 0 allows the lamp to operate, although it may still be shut down by the SHMD2 bit.

Brightness Register [BRIGHT4 – BRIGHT0] (POR = 0b10111)

The 5-bit brightness register corresponds to the 5-bit brightness code used in dimming control (See the *Dimming Control* section). BRIGHT4 - BRIGHT0 = 0b11111 sets minimum brightness and BRIGHT4 - BRIGHT0 = 0b00000 sets maximum brightness. Note that the brightness-register polarity of command bytes 0xA9 and 0xAA are inverted from that of command byte 0x01.

Shutdown-Mode Register [SHMD2-SHMD0] (POR = 0b001)

The 3-bit shutdown-mode register configures the operation of the device when the SUS pin is toggled as described in Table 4. The shutdown-mode register can also be used to directly shut off the CCFL regardless of the state of SUS (Table 5).

Table 5. SUS and SHMD Register Truth Table

SUS	SHMD2	SHMD1	SHMD0	OPERATING MODE
0	0	Χ	0	Operate
0	0	Χ	1	Shutdown, STATUS1 set
1	0	0	Х	Operate
1	0	1	Χ	Shutdown, STATUS1 set
Х	1	Χ	Х	Shutdown, STATUS1 set

Status Register [STATUS1-STATUS0] (POR = 0b11)

The status register returns information on fault conditions. If the MAX8709B detects that V_{IFB} does not exceed 30% of V_{LOT} continuously for 1.22s, the IC latches STATUS1 to zero. STATUS1 is reset to 1 by toggling SUS or by toggling the input power.

STATUSO reports 1 as long as no overcurrent conditions are detected. If an overcurrent condition is detected in any given DPWM period, STATUSO is cleared for the duration of the following DPWM period. If an overcurrent condition is not detected in any given DPWM period, STATUSO is set for the duration of the following DPWM period. Note that the status-register polarity of command bytes 0xA9 and 0xAA are inverted from that of command byte 0xO2.

ID Registers

The ID registers return information on the manufacturer chip ID and the chip revision number. The MAX8709B is the first-generation advanced CCFL controller and its ChipRev is 0x00. Reading from MfgID register returns 0x4D, which is the ASCII code for M (for Maxim). The ChipID register returns 0x0D. Writing to these registers has no effect.

Table 6. Status-Register Bit Descriptions (Read Only, Writes Have No Effect)

BIT	NAME	POR STATE	DESCRIPTION
1	STATUS1	1	STATUS1 = 0 (or STATUS1 = 1) means that a lamp-out condition has been detected. The STATUS1 bit stays clear even after the lamp-out condition has gone away. The only way to set STATUS1 is to shut off the lamp by programming the shutdown-mode register or by toggling SUS.
0	STATUS0	1	STATUS0 = 0 (or STATUS0 = 1) means that an overcurrent condition was detected during the previous DPWM period. STATUS0 = 1 means that an overcurrent condition was not detected during the previous DPWM period.

Applications Information

To select the correct component values for the MAX8709B, several CCFL parameters must be specified. (Table 7).

MOSFETs

The MAX8709B requires four external n-channel power MOSFETs (NL1, NL2, NH1, and NH2) to form a full-bridge inverter circuit to drive the transformer primary. The requlator senses the on-state drain-to-source voltage of the two low-side MOSFETs NL1 and NL2 to detect the transformer primary current, so the RDS(ON) of NL1 and NL2 should be matched. For instance, if dual MOSFETs are used to form the full bridge, NL1 and NL2 should be in one package. Select dual logic-level n-channel MOSFETs with low RDS(ON) to minimize conduction loss for NL1/NL2 and NH1/NH2. The regulator utilizes the energy stored in the transformer's primary leakage inductance to softly turn on each of four switches in the full bridge ZVS occurs when the external power MOSFETs are turned on when their respective drain-to-source voltages are near OV. ZVS effectively eliminates the instantaneous turn-on loss of MOSFETs caused by Coss (drain-to-source capacitance) and parasitic capacitance discharge, and improves efficiency and reduces switching-related EMI.

Setting the Lamp Current

The MAX8709B senses the lamp current flowing through a resistor R1 (Figure 1) connected between the low-voltage terminal of the lamp and ground. The voltage across R1 is fed to IFB and is internally rectified. The MAX8709B controls the desired lamp current by regulating the

average of the half-wave rectified IFB voltage. To set the RMS lamp current, determine R1 as follows:

$$R1 = \frac{\pi \times 400 \text{mV}}{\sqrt{2} \times I_{\text{LAMP(RMS)}}}$$

where I_{LAMP(RMS)} is the desired RMS lamp current and 400mV is the typical value of the IFB regulation point specified in the *Electrical Characteristics* table. To set the RMS lamp current to 6mA, the value of R1 should be 148 Ω . The closest standard 1% resistors are 147 Ω and 150 Ω . The precise shape of the lamp-current waveform, which is dependent on lamp parasitics, influences the actual RMS lamp current. Use a true RMS current meter to make final adjustments to R1.

Setting the Secondary Voltage Limit

The MAX8709B limits the transformer secondary voltage during lamp striking and lamp-out faults. The secondary voltage is sensed through the capacitive voltage-divider formed by C3 and C4 (Figure 1). The voltage on VFB is proportional to the CCFL voltage. The selection of the parallel resonant capacitor C3 is described in the *Transformer Design and Resonant Component Selection* section. C3 is usually between 10pF to 22pF. After the value of C3 is determined, select C4 using the following equation to set the desired maximum RMS secondary voltage VLAMP(RMS)_MAX:

$$C4 = \left(\frac{\sqrt{2} \times V_{LAMP(RMS)_MAX}}{\pi \times 510 \text{mV}} - 1\right) \times C3$$

where 510mV is the typical value of the VFB regulation threshold specified in the *Electrical Characteristics*

Table 7. CCFL Specifications

SPECIFICATION	SYMBOL	UNITS	DESCRIPTION
CCFL Minimum Striking Voltage (Kick-Off Voltage)	VSTRIKE	V _{RMS}	Although CCFLs typically operate at less than 550V _{RMS} , a higher voltage (1000V _{RMS} and up) is required initially to start the tube. The strike voltage is typically higher at cold temperatures and at the end of life of the tube. Resonant operation and the high Q of the resonant tank generate the required strike voltage of the lamp.
CCFL Typical Operating Voltage (Lamp Voltage)	VLAMP	V _{RMS}	Once a CCFL has been struck, the lamp voltage required to maintain light output falls to approximately 550V _{RMS} . Short tubes may operate on as little as 250V _{RMS} . The operating voltage of the CCFL stays relatively constant, even as the tube's brightness is varied.
CCFL Operating Current (Lamp Current)	ILAMP	mA _{RMS}	The desired RMS AC current through a CCFL is typically 6mA _{RMS} . DC current is not allowed through CCFLs. The sense resistor, R1, sets the lamp current.
CCFL Maximum Frequency (Lamp Frequency)	f	kHz	The maximum AC-lamp-current frequency. The circuit should be designed to operate the lamp below this frequency. The MAX8709B is designed to operate between 20kHz and 100kHz.

table. If C3 is 15pF, C4 needs to be 21.2nF to set the desired maximum RMS secondary voltage to 1600V. The closest standard value of C4 is 22nF.

The resistor R2 is used to set the VFB DC bias point to 0V. Choose the value of R2 as follows:

$$R2 = \frac{10}{2\pi \times f_{SW} \times C4}$$

where fsw is the nominal resonant operating frequency.

Setting the Secondary Current Limit

The MAX8709B limits the secondary current even if the IFB sense resistor is shorted or transformer secondary current finds its way to ground without passing through R1. ISEC monitors the voltage across the sense resistor R3 connected between the low-voltage terminal of the transformer secondary winding and ground. Determine the value of R3 using the following equation:

$$R3 = \frac{1.25V}{\sqrt{2} \times I_{SEC(RMS)_MAX}}$$

where ISEC(RMS)_MAX is the desired maximum RMS transformer secondary current during fault conditions, and 1.25V is the typical value of the ISEC regulation point specified in the *Electrical Characteristics* table.

Transformer Design and Resonant Component Selection

The transformer is the most important component of the resonant tank circuit. The first step in designing the transformer is to determine the transformer turns ratio. The ratio must be high enough to support the CCFL operating voltage at the minimum supply voltage. The transformer turns-ratio N can be calculated as follows:

$$N = \frac{V_{LAMP(RMS)}}{0.9 \times V_{IN(MIN)}}$$

where $V_{\text{LAMP}(\text{RMS})}$ is the maximum RMS lamp voltage in normal operation, and $V_{\text{IN}(\text{MIN})}$ is the minimum DC input voltage.

The next step in the design procedure is to determine the desired operating frequency range. The MAX8709B is synchronized to the natural resonant frequency of the resonant tank. The resonant frequency changes with operating conditions, such as the input voltage, lamp impedance, etc. Therefore, the switching frequency varies over a certain range. To ensure reliable operation, the resonant frequency range must be within the operating frequency range specified by the CCFL lamp transformer manufacturers. As discussed in the Resonant Operation section, the resonant frequency

range is determined by the transformer secondary leakage inductance L, the primary series DC-blocking capacitor C2, and the secondary parallel resonant capacitor C3. Since it is difficult to control the transformer leakage inductance, the resonant tank design should be based on the existing secondary leakage inductance of the selected CCFL transformer. The leakage inductance values usually have large tolerance and significant variations among different batches. It is best to work directly with transformer vendors on leakage inductance requirements. The MAX8709B works best when the secondary leakage inductance is between 250mH and 350mH. The series capacitor C2 sets the minimum operating frequency, which is approximately two times the series resonant peak frequency. Choose:

$$C2 \le \frac{N^2}{\pi^2 \times f^2_{MIN} \times L}$$

where f_{MIN} is the minimum operating frequency range. Parallel capacitor C3 sets the maximum operating frequency, which is also the parallel resonant peak frequency. Choose:

$$C3 \ge \frac{C2}{(4\pi^2 \times f^2_{MAX} \times L \times C2) - N^2}$$

The transformer core saturation also needs to be considered when selecting the operating frequency. The primary winding should have enough turns to prevent transformer saturation under all operating conditions. Use the following expression to calculate the minimum number of turns (N1) of the primary winding:

$$N1 > \frac{D_{MAX} \times V_{IN(MAX)}}{B_S \times S \times f_{MIN}}$$

where D_{MAX} is the maximum duty cycle (approximately 0.8) of the high-side switches, $V_{IN(MAX)}$ is the maximum DC input voltage, B_S is the saturation flux density of the core, and S is the minimal cross-section area of the core.

Compensation Design

The CCI capacitor sets the speed of the current loop that is used during startup, maintaining lamp current regulation, and during transients caused by changing the input voltage. The typical CCI value is 0.1µF. Larger values increase the transient-response delays. Smaller values speed up transient response, but extremely small values can cause loop instability.

The CCV capacitor sets the speed of the voltage loop that affects soft-start and soft-stop during DPWM operation, and voltage loop stability during startup and open-lamp conditions. The typical CCV capacitor value is 10nF. Use the smallest value of CCV that gives an

acceptable fault transient response and does not cause excessive ringing at the beginning of a DPWM pulse.

Larger CCV values reduce transient overshoot but can reduce light output at low-DPWM duty cycles by increasing the time required to reach the tube strike voltage.

Other Components

The external bootstrap circuits formed by D1 and C5/C6 in Figure 1 power the high-side MOSFET drivers. Connect BST1/BST2 through a signal-level silicon diode to V_{DD} , and bypass it to LX1/LX2 with a 0.1µF ceramic capacitor.

Layout Guidelines

Careful PC board layout is critical to achieve stable operation. The high-voltage section and the switching section of the circuit require particular attention. The high-voltage sections of the layout need to be well separated from the control circuit. Most layouts for single-lamp notebook displays are constrained to the long and narrow form factor, so this separation occurs naturally. Follow these guidelines for good PC board layout:

- Keep the high-current paths short and wide, especially at the ground terminals. This is essential for stable, jitter-free operation, and high efficiency.
- 2) Utilize a star-ground configuration for power and analog grounds. The power and analog grounds should be completely isolated—meeting only at the center of the star. The center should be placed at the exposed backside pad to the QFN package. Using separate copper islands for these grounds may simplify this task. Quiet analog ground is used

- for REF, CCV, CCI, and ILIM (if a resistive voltagedivider is used).
- 3) Route high-speed switching nodes away from sensitive analog areas (CCI, CCV, REF, VFB, IFB, ISEC, ILIM). Make all pin-strap control input connections (ILIM, etc.) to analog ground or VCC rather than power ground or VDD.
- 4) Mount the decoupling capacitor from V_{CC} to GND as close as possible to the IC with dedicated traces that are not shared with other signal paths.
- 5) The current-sense paths for LX1 and LX2 to GND must be made using Kelvin-sense connections to guarantee the current-limit accuracy. With 8-pin SO MOSFETs, this is best done by routing power to the MOSFETs from outside using the top copper layer, while connecting GND and LX inside (underneath) the 8-pin SO package.
- 6) Ensure the feedback connections are short and direct. To the extent possible, IFB, VFB, and ISEC connections should be far away from the high-voltage traces and the transformer.
- 7) To the extent possible, high-voltage trace clearance on the transformer's secondary should be widely separated. The high-voltage traces should also be separated from adjacent ground planes to prevent lossy capacitive coupling.
- 8) The traces to the capacitive voltage-divider on the transformer's secondary need to be widely separated to prevent arcing. Moving these traces to opposite sides of the board can be beneficial in some cases (see Figure 9).





Figure 9. High-Voltage Components Layout Example

Pin Configuration




Chip Information

TRANSISTOR COUNT: 7116
PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



	C	OMMON DIMEN	SIONS				EXP	OSED I	PAD V	ARIAT	IONS	
PKG.	16L 5x5	20L 5x5	28L 5x5	32L 5x5	40L 5x5	PKG.		D2	Т		E2	1
SYMBOL	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN. NOM. MAX.	MIN. NOM. MAX.	CODES	MIN, I	NOM, N	лах.	MIN. N	OM. MAX	1
Α	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.80	T1655-2	3.00	3.10 3	.20 3	3.00 3.	10 3,20	1
A1	0 0.02 0.05	0 0.02 0.05	0 0.02 0.05	0 0.02 0.05	0 0.02 0.05	T1655-3	3,00	3,10 3	3,20	3,00 3	10 3,20	<u> </u>
A2	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.	T1655N-1	3.00	3.10 3	3.20	3.00 3	10 3.20	<u> </u>
b		0.25 0.30 0.35				T2055-3	3.00	3.10 3	3.20 3	3.00 3	.10 3.20	<u> </u>
D		4.90 5.00 5.10				T2055-4	3.00	3.10 3	3.20	3.00 3	10 3.20	,
E		4.90 5.00 5.10				T2055-5	3.15	3.25 3	3.35	3.15 3	.25 3.35	,
e k	0.80 BSC.	0.65 BSC	0.50 BSC. 0.25	0.50 BSC. 0.25	0.40 BSC. 0.25	T2855-3			-		25 3.35	
L		0.45 0.55 0.65				T2855-4			-		70 2.80	
N	16	20	28	32	40	T2855-5					70 2.80	
ND	4	5	7	8	10	T2855-6	3.15	3.25 3	3.35	3.15 3	25 3.35	5
NE	4	5	7	8	10	T2855-7	2,60	2.70 2	2.80 2	2.60 2	70 2.80	1
JEDEC	WHHB	WHHC	WHHD-1	WHHD-2		T2855-8	3.15	3.25 3	3.35	3.15 3	.25 3.35	5
						T2855N-1	3.15	3.25 3	3.35	3.15 3	.25 3.35	5
						T3255-3	3,00					
OTES:						T3255-4	3.00				.10 3.20	
 DIM 	MENSIONING & TO	DLERANCING CC	NFORM TO ASM	E Y14.5M-1994.		T3255-5		3.10 3			.10 3.20	
	MENSIONING & TO _ DIMENSIONS AI					T3255N-1	3.00	3.10 3	3.20	3.00 3	10 3.20	<u> </u>
2. ALI		RE IN MILLIMETE	RS. ANGLES AR			T3255N-1 T4055-1	3.40	3.10 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3	10 3.20 .50 3.60	<u> </u>
2. ALI 3. N IS	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND	RS, ANGLES AR NALS. TERMINAL NUME	E IN DEGREES. BERING CONVEN		T3255N-1	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALI 3. N IS THI CO	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESE	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 195-1 SPP-012. [RS. ANGLES AR NALS. TERMINAL NUME DETAILS OF TER	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI	FIER ARE	T3255N-1 T4055-1	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	10 3.20 .50 3.60	
2. ALL 3. N IS THI CO OP	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESE TIONAL, BUT MU	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 95-1 SPP-012. I ST BE LOCATED	RS. ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T		T3255N-1 T4055-1	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALI 3. N IS CO OP IDE	DIMENSIONS AI STHE TOTAL NU ETERMINAL #1 II NFORM TO JESE TIONAL, BUT MU ENTIFIER MAY BE	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 95-1 SPP-012. I ST BE LOCATED EITHER A MOLE	RS, ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI O OR MARKED FE	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T FATURE.	FIER ARE THE TERMINAL #1	T3255N-1 T4055-1	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALI 3. N IS CO OP IDE	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESE TIONAL, BUT MU	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 95-1 SPP-012. [ST BE LOCATED EITHER A MOLE ESTO METALLIZ	RS. ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI OR MARKED FE	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T FATURE.	FIER ARE THE TERMINAL #1	T3255N-1 T4055-1	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALI 3. N IS CO OP IDE DIN 0.2	L DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESC TIONAL, BUT MU ENTIFIER MAY BE MENSION 15 APPL 5 mm AND 0.30 m	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 95-1 SPP-012. [ST BE LOCATED EITHER A MOLE IES TO METALLIZ IM FROM TERMI	RS. ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI O OR MARKED FE ZED TERMINAL A NAL TIP.	E IN DEGREES. SERING CONVEN MINAL #1 IDENTI NE INDICATED. T ATURE. ND IS MEASURE	FIER ARE THE TERMINAL #1	T3255N-1 T4055-1 T4055-2	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALI 3. N IS CO OP IDE A DIN 0.2	L DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESC TIONAL, BUT MU ENTIFIER MAY BE MENSION 15 APPL 5 mm AND 0.30 m	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 95-1 SPP-012. [ST BE LOCATED EITHER A MOLE IES TO METALLIZ IM FROM TERMI TO THE NUMBER	RS, ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI O OR MARKED FE ZED TERMINAL A VAL TIP. R OF TERMINALS	E IN DEGREES. SERING CONVEN MINAL #1 IDENTI NE INDICATED. T ATURE. ND IS MEASURE ON EACH D ANG	FIER ARE THE TERMINAL #1 D BETWEEN	T3255N-1 T4055-1 T4055-2	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALL 3. N IS CO OP IDE DIM 0.2 ND 7. DE	DIMENSIONS AI STHE TOTAL NU E TERMINAL #1 II NFORM TO JESE TIONAL, BUT MU NTIFIER MAY BE MENSION b APPL 5 mm AND 0.30 m AND NE REFER POPULATION IS	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 195-1 SPP-012. [ST BE LOCATED EITHER A MOLE IES TO METALLI IM FROM TERMI TO THE NUMBER POSSIBLE IN A S	RS. ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI) OR MARKED FE ZED TERMINAL A NAL TIP. R OF TERMINALS YMMETRICAL FA	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T SATURE. ND IS MEASURE ON EACH D AND SHION.	FIER ARE THE TERMINAL #1 D BETWEEN	T3255N-1 T4055-1 T4055-2	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALL 3. N IS CO OP IDE CO OP IDE A DIN 0.2 A ND 7. DE A CO	L DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESE TIONAL, BUT MU INTIFIER MAY BE AISSION b APICAL 5 mm AND 0.30 m AND NE REFER POPULATION IS I PLANARITY APPI	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 7 95-1 SPP-012. I ST BE LOCATED EITHER A MOLLI IES TO METALLI IEM FROM TERMI TO THE NUMBER POSSIBLE IN A S LIES TO THE EXF	RS, ANGLES AR NALS. FERMINAL NUME DETAILS OF TER WITHIN THE 201 O OR MARKED FE VAL TIP. R OF TERMINAL A VAL TIP. R OF TERMINALS YMMETRICAL FA POSED HEAT SIN	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T SATURE. ND IS MEASURE ON EACH D AND SHION. IK SLUG AS WEL	FIER ARE THE TERMINAL #1 DE BETWEEN DE SIDE RESPECTI L AS THE TERMINAL	T3255N-1 T4055-1 T4055-2	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALL 3. N IS CO OP IDE CO 0.2 A. ND 7. DE A. CO 9. DR	DIMENSIONS AI STHE TOTAL NU E TERMINAL #1 II NFORM TO JESE TIONAL, BUT MU NTIFIER MAY BE MENSION b APPL 5 mm AND 0.30 m AND NE REFER POPULATION IS	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 195-1 SPP-012. I ST BE LOCATION EITHER A MOLE IES TO METALLI IM FROM TERMI TO THE NUMBEF POSSIBLE IN A S LIES TO THE EXF MS TO JEDEC M MS TO JEDEC M	RS, ANGLES AR NALS. FERMINAL NUME DETAILS OF TER WITHIN THE 201 O OR MARKED FE VAL TIP. R OF TERMINAL A VAL TIP. R OF TERMINALS YMMETRICAL FA POSED HEAT SIN	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T SATURE. ND IS MEASURE ON EACH D AND SHION. IK SLUG AS WEL	FIER ARE THE TERMINAL #1 DE BETWEEN DE SIDE RESPECTI L AS THE TERMINAL	T3255N-1 T4055-1 T4055-2	3.40 3.40	3.10 3 3.50 3 3.50 3	3.20 3 3.60 3	3.00 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60	
2. ALL 3. N IS CO OP IDE CO OP IDE CO OP	DIMENSIONS AI STHE TOTAL NU E TERMINAL #1 II NFORM TO JESS TIONAL, BUT MU ENTIFIER MAY BE JENSION & APPL 5 mm AND 0.30 m AND NE REFER POPULATION IS IPLANARITY APPI AWING CONFOR	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 195-13 SP-012. [ST BE LOCATED EITHER A MOLE IES TO METALLIZ IM FROM TERMI TO THE NUMBER POSSIBLE IN A S LICS TO THE EXF MS TO JEDEC M 6.	RS, ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI OR MARKED FE EED TERMINAL A VAL TIP. R OF TERMINALS YMMETRICAL FA POSED HEAT SIN 0220, EXCEPT E	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T SATURE. ND IS MEASURE ON EACH D AND SHION. IK SLUG AS WEL	FIER ARE THE TERMINAL #1 DE BETWEEN DE SIDE RESPECTI L AS THE TERMINAL	T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 ***\$	3.10 3 3.50 3 3.50 3 SEE COM	3.20 3 3.60 3 3.60 3	3.40 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60 DNS TABLE	
2. ALI 3. N IS CO OPPORT IDE A DIN 0.2 A ND 7. DE A CO 9. DR T28 WA	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II INFORM TO JAME TITONAL, BUT MU ENTIFIER MAY BE EMISION D APPL 5 mm AND 0.30 m AND NE REFER POPULATION IS I PULANARITY APPL AWING CONFOR 855-3 AND T2855-	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 0 9.5-1 SPP-012. I. ST BE LOCATED EITHER A MOLE IEST OM METALLIS IM FROM TERMI TO THE NUMBER POSSIBLE IN A S LIES TO THE EXF MS TO JEDEC M 6. OT EXCEED 0.10	RS, ANGLES AR NALS. TERMINAL NUMB DETAILS OF TER WITHIN THE ZOI OOR MARKED FE ZED TERMINAL A VAL TIP. R OF TERMINALS YMMETRICAL FA OOSED HEAT SIN OO220, EXCEPT E IMM.	E IN DEGREES. BERING CONVEN MINAL #1 IDENTI NE INDICATED. T ATURE. ND IS MEASURE ON EACH D AND SHION. K SLUG AS WEL XPOSED PAD DII	FIER ARE THE TERMINAL #1 DE BETWEEN DE SIDE RESPECTI L AS THE TERMINAL	T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 ***\$	3.10 3 3.50 3 3.50 3 SEE COM	3.20 3 3.60 3 3.60 3	3.40 3 3.40 3 3.40 3	.10 3.20 .50 3.60 .50 3.60 DNS TABLE	
2. ALL 3. N IS COOP IDE DIN 0.2 A ND 7. DE CO 9. DR T28 WA 11. MA	DIMENSIONS AI S THE TOTAL NU E TERMINAL #1 II NFORM TO JESC TIONAL, BUT MU NITIFIER MAY BE JENSION 5 APPL 5 mm AND 0.30 m AND NE REFER POPULATION IS I PLANARITY APPI AWING CONFOR RESS-3 AND T2855- RPAGE SHALL N	RE IN MILLIMETE MBER OF TERMI DENTIFIER AND 19-51 SPP-012. [ST BE LOCATED EITHER A MOLD EITHER A MOLD INTERMITTE OF THE SENDING TO THE NUMBER POSSIBLE IN A S LIES TO THE EXE MS TO JEDEC M 6, OT EXCEED 0.10 ACKAGE ORIENT	RS, ANGLES AR NALS. TERMINAL NUME DETAILS OF TER WITHIN THE ZOI O OR MARKED EED TERMINAL A VAL TIP. 3 OF TERMINALS 3 OF TERMINALS 3 OF TERMINALS 3 OF TERMINALS ODED HEAT SIN OD220, EXCEPT E mm. ATION REFEREN	E IN DEGREES. JERING CONVEN MINAL #1 IDENTI NE INDICATED. T SATURE. ND IS MEASURE SON EACH D AND SISHION. K SLUG AS WEL XPOSED PAD DII CE ONLY.	FIER ARE THE TERMINAL #1 DE BETWEEN DE SIDE RESPECTI L AS THE TERMINAL	T3255N-1 T4055-1 T4055-2	3.40	3.10 3 3.50 3 3.50 3 3.50 SEE COM	3.20 3 3.60 3 3.60 3 MMON E	3.40 3 3.40 3 3.40 3	10 3.20 .50 3.60 .50 3.60 DNS TABLE	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.